## II. Listing of Claims

This listing of claims will replace all prior versions, and listings, of claims in the application:

- 1. (Presently Amended) A magnetic tunnel junction (MTJ) configuration for use in a magnetic memory cell, the configuration comprising:
  - a first free layer proximate to a first tunneling barrier;
  - a second free layer proximate to a second tunneling barrier and a pinned layer;
  - wherein the first free layer is sandwiched between the first and second tunneling layers
  - a pinned layer;
  - a first free layer;
  - a first tunneling barrier located between the pinned layer and the first free layer;
  - a second free layer; and
  - a second tunneling barrier located between the pinned layer and the second free layer.
- 2. (Original) The MTJ configuration of claim 1 wherein the first tunneling barrier has a magneto-resistance (MR) ratio that differs from a MR ratio of the second tunneling barrier.
- 3. (Original) The MTJ configuration of claim 1 wherein the first and second free layers comprise a synthetic anti-ferromagnetic structure.
  - 4. (Original) The MTJ configuration of claim 1 further comprising:
  - a third free layer and a third tunneling layer;
- wherein the second free layer is sandwiched between the second tunneling layer and the third tunneling layer.
- 5. (Original) The MTJ configuration of claim 1 further comprising an anti-ferromagnetic layer, wherein the pinned layer is sandwiched between the first tunneling barrier and the anti-ferromagnetic layer.

- 6. (Original) The MTJ configuration of claim 1 wherein the pinned layer is a synthetic antiferromagnetic layer.
- 7. (Original) The MTJ configuration of claim 1 wherein the first tunneling barrier is comprised of a different material than the second tunneling barrier.
- 8. (Original) The MTJ configuration of claim 1 wherein the first tunneling barrier is formed from a different processing recipe than the second tunneling barrier.
- 9. (Original) The MTJ configuration of claim 1 wherein at least one of the free layers includes a single magnetic layer.
- 10. (Original) The MTJ configuration of claim 1 wherein at least one of the free layers includes a synthetic anti-ferromagnetic layer.
- 11. (Original) A magnetic memory cell comprising a switching element and a magnetic tunnel junction (MTJ) configuration comprising:
- a first MTJ device including a first free layer, a first tunneling barrier, and a first pinned layer; a second MTJ device including a second free layer, a second tunneling barrier, and a second pinned layer;
  - a first conductor connecting the first and second MTJ devices;
- wherein a first magneto-resistance of the first MTJ device is different from a second magneto-resistance of the second MTJ device.
- 12. (Original) The memory cell of claim 11 wherein the second magneto-resistance is twice of the first magnetic resistance.
- 13. (Original) The memory cell of claim 11 wherein the second MTJ device includes an antiferromagnetic material and wherein the first free layer is connected to the anti-ferromagnetic material through the first conductor.

R102692

Patent/Docket No. 24061.32 Customer No. 000042717

- 14. (Original) The memory cell of claim 11 wherein the MTJ configuration further comprises: a second conductor connected to the second free layer; wherein the first conductor connects to the first free layer and wherein the first and second MTJ devices can be simultaneously written to using the second and first conductors respectively.
- 15. (Original) The memory cell of claim 11 wherein at least one of the free layers includes a spacer sandwiched between two ferromagnetic layers.
- 16. (Original) The memory cell of claim 11 wherein the first tunneling barrier is comprised of a different material than the second tunneling barrier.
- 17. (Original) The memory cell of claim 11 wherein the first tunneling barrier is formed from a different processing recipe than the second tunneling layer.

- 18. (Presently Amended) An integrated circuit comprising:
- an input/output section;
- a plurality of logic circuits connected to the input/output section; and
- a plurality of magnetic memory cells connected to the logic circuits, the magnetic memory cells including a transistor and a storage structure including:
  - a first magnetic junction device including a first free layer, a first tunneling area barrier, and a first pinned layer;
  - a second magnetic junction device including a second free layer, a second tunneling area barrier, and a second pinned layer; and
  - a first conductor connected to configure the first and second magnetic junction devices in parallel.
- 19. (Presently Amended) The integrated circuit of claim 18 wherein a first magneto-resistance ratio of the first magnetic junction device is different from a second magneto-resistance ratio of the second magnetic junction device.
- 20. (Original) The integrated circuit of claim 18 wherein the second magnetic junction device includes an anti-ferromagnetic material and wherein the first free layer is connected to the anti-ferromagnetic material through the first conductor.
  - 21. (Original) The integrated circuit of claim 18 further comprising;
  - a second conductor connected to the second free layer;
  - wherein the first conductor connects to the first free layer; and
- wherein the first and second magnetic junction devices can be simultaneously written to using the second and first conductors respectively.
- 22. (Original) The integrated circuit of claim 18 wherein at least one of the free layers includes a spacer sandwiched between two ferromagnetic layers.
- 23. (Original) The integrated circuit of claim 22 wherein the spacer comprises a synthetic antiferromagnetic material.

Patent/Docket No. 24061.32 Customer No. 000042717

6

Appl. No. 10/678,699 Response to Office Action of January 11, 2005

- 24. (Original) The integrated circuit of claim 18 wherein the first tunneling barrier is comprised of a different material than the second tunneling barrier.
- 25. (Original) The integrated circuit of claim 18 wherein the first tunneling barrier is formed from a different processing recipe than the second tunneling barrier.
- 26. (Original) The integrated circuit of claim 18 wherein a magneto-resistance ratio of the first tunneling barrier is 50-60% and a magneto-resistance ratio of the second tunneling barrier is 20-30%.
  - 27. (New) An apparatus, comprising:
  - a first magnetic tunnel junction having a first magneto-resistance ratio; and
  - a second magnetic tunnel junction having a second magneto-resistance ratio, wherein:

the first and second magnetic tunnel junctions are electrically connected; and the first magneto-resistance ratio and the second magneto-resistance ratio are substantially different.

- 28. (New) The apparatus of claim 27 wherein the first magneto-resistance ratio is about 50% of the second magneto-resistance ratio.
  - 29. (New) The apparatus of claim 27 wherein: the first magnetic tunnel junction has a first tunnel barrier having a first composition; the second magnetic tunnel junction has a second tunnel barrier having a second composition; and the first and second compositions are different.
- 30. (New) The apparatus of claim 27 wherein a first magnetic layer of the first magnetic tunnel junction is located between the second magnetic tunnel junction and a second magnetic layer of the first magnetic tunnel junction.

- 31. (New) The apparatus of claim 27 wherein no magnetic layer of the first magnetic tunnel junction is located between the second magnetic tunnel junction and any other magnetic layer of the first magnetic tunnel junction.
  - 32. (New) The apparatus of claim 27 wherein:

the first magnetic tunnel junction comprises a pinned layer, a first free layer, and a first tunnel barrier located between the pinned layer and the first free layer; and

the second magnetic tunnel junction comprises the first free layer, a second free layer, and a second tunnel barrier located between the first and second free layers.